1999 Index
IEEE Transactions on Computers
Vol. 48

This index covers all technical items - papers, correspondence, reviews, etc. that appeared in this periodical during 1999, and items from previous years that were commented upon or corrected in 1999. In the case of magazines, departments and other items may be also covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Subject cross-references are included to assist in finding items of interest. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

Abdel-Shafi, H., *see* Pai, V.S., *T-C Feb 99* 218-226
Adve, S., *see* Pai, V.S., *T-C Feb 99* 218-226
Ahuja, P.A., *see* Skadron, K., *T-C Nov 99* 1260-1281
Amlo, C., *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Ariat, J., *see* Cukier, M., *T-C Jul 99* 707-723
Arnold, R.D., *see* Healy, C.A., *T-C Jan 99* 53-70
Ayachi, S., *see* Dandamudi, S.P., *T-C Nov 99* 1202-1213

B

Banerjee, P., *see* Prabhakaran, P., *T-C Jul 99* 762-768
Battiti, R., and A.A. Bertossi. Greedy, prohibition, and reactive heuristics for graph partitioning; *T-C Apr 99* 361-385
Begin, G., *see* Thibeault, C., *T-C Jun 99* 615-627
Beng-Hong Lim, *see* Michael, M.M., *T-C Feb 99* 245-255
Benini, L., G. De Micheli, A. Lioy, E. Macii, G. Odasso, and M. Poncino. Automatic synthesis of large telescopic units based on near-minimum timed supersetting; *T-C Aug 99* 769-779
Bennett, S., *see* Rotenberg, E., *T-C Feb 99* 111-120
Bernasconi, A., and B. Codenotti. Spectral analysis of Boolean functions as a graph eigenvalue problem; *T-C Mar 99* 345-351
Bertossi, A.A., *see* Battiti, R., *T-C Apr 99* 361-385
Beuchat, J.-L., *see* Sanchez, E., *T-C Jun 99* 556-564
Bhatia, D., *see* Purna, K.M.G., *T-C Jun 99* 579-590
Bhuyan, L.N., *see* Yeimkuan Chang, *T-C Mar 99* 352-360
Blough, D.M., and H.W. Brown. The broadcast comparison model for on-line fault diagnosis in multicomputer systems: theory and implementation; *T-C May 99* 470-493
Bohorquez, A.G., *see* Ramos, J.F., *T-C Dec 99* 1324-1337
Borrel, M., *see* Kanoun, K., *T-C May 99* 528-535
Bose, B., *see* Tallini, L.G., *T-C Aug 99* 794-814
Brown, H.W., *see* Blough, D.M., *T-C May 99* 470-493
Bruguera, J.D., and T. Lang. Leading-one prediction with concurrent position correction; *T-C Oct 99* 1083-1097
Burgess, N., *see* Liebelt, M.J., *T-C Apr 99* 442-448
Buttazzo, G.C., and F. Sensini. Optimal deadline assignment for scheduling soft aperiodic tasks in hard real-time environments; *T-C Oct 99* 1035-1052

C

Cao Feng, *see* Feng Cao, *T-C Jan 99* 88-93
Cattell, K., Shujian Zhang, M. Serra, and J.C. Muzio. 2-by-n hybrid cellular automata with regular configuration: theory and application; *T-C Mar 99* 285-295
Chakrabarti, P.P. Partial precedence constrained scheduling; *T-C Oct 99* 1127-1130
Chang, A., *see* Kekckler, S.W., *T-C Sep 99* 903-916
Chang, D., and M. Marek-Sadowska. Partitioning sequential circuits on dynamically reconfigurable FPGAs; *T-C Jun 99* 565-578
Chang Shih-Chieh, *see* Shih-Chieh Chang, *T-C Sep 99* 962-970
Chang Wen-Feng, *see* Wen-Feng Chang, *T-C Aug 99* 815-826
Chang Yao-Wen, *see* Guang-Ming Wu, *T-C Oct 99* 1107-1122
Chang Yeimkuan, *see* Yeimkuan Chang, *T-C Mar 99* 352-360
Chatterjee, W.S.L.S., *see* Kekckler, S.W., *T-C Sep 99* 903-916
Chen Chien-Ming, *see* Chien-Ming Chen, *T-C May 99* 457-469
Chen Chung-Ho, *see* Chung-Ho Chen, *T-C Apr 99* 386-397
Chen Chung-Ho, *see* Chung-Ho Chen, *T-C Aug 99* 780-793
Cheng-Wen Wu, *see* Wen-Feng Chang, *T-C Aug 99* 815-826
Chien-Ming Chen, and Chung-Ta King. Walk-time address adjustment for improving the accuracy of dynamic branch prediction; *T-C May 99* 457-469
Chih-Wei Liu, Kuo-Tai Huang, and Chung-Chin Lu. A systolic array implementation of the Feng-Rao algorithm; *T-C Jul 99* 690-706
Chi-Keung Luk, and T.C. Mowry. Automatic compiler-inserted prefetching for pointer-based applications; *T-C Feb 99* 134-141
Chisholm, G.H., and A.S. Wojcik. An application of formal analysis to software in a fault-tolerant environment; *T-C Oct 99* 1053-1064
Chi-Won Yoon, *see* Hoon Choi, *T-C Jun 99* 603-614
Choi Hoon, *see* Hoon Choi, *T-C Jun 99* 603-614
Chong-Min Kyung, *see* Hoon Choi, *T-C Jun 99* 603-614
Choudhary, A., *see* Kandemir, M., *T-C Feb 99* 159-167
Chung-Chin Lu, *see* Chih-Wei Liu, *T-C Jul 99* 690-706
Chung-Ho Chen, and A.K. Somani. Fault-containment in cache memories for TMR redundant processor systems; *T-C Apr 99* 386-397
Chung-Ho Chen, and Feng-Fu Lin. An easy-to-use approach for practical bus-based system design; *T-C Aug 99* 780-793
Chung-Ta King, *see* Chien-Ming Chen, *T-C May 99* 457-469
Chun Xia, and J. Torrellas. Comprehensive hardware and software support for operating systems to exploit MP memory hierarchies; *T-C May 99* 494-505
Cintra, M., *see* Zheng Zhang, *T-C Feb 99* 256-264
Clark, D.W., *see* Skadron, K., *T-C Nov 99* 1260-1281
Codenotti, B., *see* Bernasconi, A., *T-C Mar 99* 345-351
Connors, D.A., *see* Johnson, T.L., *T-C Dec 99* 1338-1354
Conway, R., and J. Nelson. Fast converter for 3 moduli RNS using new property of CRT; *T-C Aug 99* 852-860
Cook, R., *see* Jean, J.S.N., *T-C Jun 99* 591-602
Cukier, M., D. Powell, and J. Ariat. Coverage estimation methods for stratified fault-injection; *T-C Jul 99* 707-723

D

Dai Dongai, *see* Dongai Dai, *T-C Feb 99* 236-244
Dal Corral, A.M., and J.M. Llaberia. Minimizing conflicts between vector streams in interleaved memory systems; *T-C Apr 99* 449-456
Dally, W.J., *see* Kekckler, S.W., *T-C Sep 99* 903-916
Dandamudi, S.P., and S. Ayachi. Performance of hierarchical processor scheduling in shared-memory multiprocessor systems; *T-C Nov 99* 1202-1213
Das, D., M. De, and B.P. Sinha. A new network topology with multiple meshes; *T-C May 99* 536-551
Dave, B.P., and N.K. Jha. COFTA: hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance; *T-C Apr 99* 417-441

Davidson, E.D., *see* Tam, E.S., *T-C Nov 99* 1244-1259
De, M., *see* Das, D., *T-C May 99* 536-551
De Micheli, G., *see* Benini, L., *T-C Aug 99* 769-779
Dill, D.L., *see* Seungjoon Park, *T-C Feb 99* 227-235
Dimitrov, V.S., G.A. Jullien, and W.C. Miller. Theory and applications of the double-base number system; *T-C Oct 99* 1098-1106
Ding-Zhu Du, *see* Feng Cao, *T-C Jan 99* 88-93
Dongai Dai, and D.K. Panda. Exploiting the benefits of multiple-path network in DSM systems: architectural alternatives and performance evaluation; *T-C Feb 99* 236-244
Drechsler, R. Pseudo-Kronecker expressions for symmetric functions; *T-C Sep 99* 987-990
Du Ding-Zhu, *see* Feng Cao, *T-C Jan 99* 88-93
Dutt, N.D., *see* Panda, P.R., *T-C Feb 99* 142-149

F

Falkowski, B.J. A note on the polynomial form of Boolean functions and related topics; *T-C Aug 99* 860-864
Falkowski, B.J., *see* Rahardja, S., *T-C Sep 99* 991-999
Feng Cao, Ding-Zhu Du, F. Hsu, and Shang-Hua Teng. Fault tolerance properties of pyramid networks; *T-C Jan 99* 88-93
Feng-Fu Lin, *see* Chung-Ho Chen, *T-C Aug 99* 780-793
Fiore, P.D. Parallel multiplication using fast sorting networks; *T-C Jun 99* 640-645
Fleischmann, P., *see* Paar, C., *T-C Oct 99* 1025-1034
Friendly, D.H., *see* Patel, S.J., *T-C Feb 99* 193-204
Fujita, S. A fault-tolerant broadcast scheme in the star graph under the single-port, half-duplex communication model; *T-C Oct 99* 1123-1126
Fummi, F., D. Sciuto, and M. Serra. Synthesis for testability of highly complex controllers by functional redundancy removal; *T-C Dec 99* 1305-1323

G

Gao, G.R., and J.-L. Gaudiot. Guest editor's introduction [to special section on multithreaded architecture]; *T-C Sep 99* 865
Garcia, A., and A. Lloris. A look-up scheme for scaling in the RNS; *T-C Jul 99* 748-751
Gaudiot, J.-L., and F. Lombardi. Guest editor's introduction [to the special section on configurable computing]; *T-C Jun 99* 553-555
Gaudiot, J.-L., *see* Gao, G.R., *T-C Sep 99* 865
Gizopoulos, D., A. Paschalis, and Y. Zorian. An effective built-in self-test scheme for parallel multipliers; *T-C Sep 99* 936-950
Gonzalez, A., *see* Topham, N., *T-C Feb 99* 185-192
Goudreau, M.W., K. Lang, S.B. Rao, T. Suel, and T. Tsantilas. Portable and efficient parallel computing using the BSP model; *T-C Jul 99* 670-689
Grunwald, D., *see* Joseph, D., *T-C Feb 99* 121-133
Guang-Ming Wu, and Yao-Wen Chang. Quasi-universal switch matrices for FPD design; *T-C Oct 99* 1107-1122
Gupta, A., *see* Heinrich, M., *T-C Feb 99* 205-217
Gupta, R., *see* Yuan, X., *T-C Dec 99* 1355-1363

H

Hsenni, J.-O., *see* Sanchez, E., *T-C Jun 99* 556-564
Hahn Woo-Jong, *see* Kwak, H., *T-C Feb 99* 176-184
Harada, T., and M. Yamashita. Improving the availability of mutual exclusion systems on incomplete networks; *T-C Jul 99* 744-747
Harmon, M.G., *see* Healy, C.A., *T-C Jan 99* 53-70
Harper, J.S., D.J. Kerbyson, and G.R. Nudd. Analytical modeling of set-associative cache behavior; *T-C Oct 99* 1009-1024
Hasan, M.A., *see* Huapeng Wu, *T-C Aug 99* 848-851
Healy, C.A., R.D. Arnold, F. Mueller, D.B. Whalley, and M.G. Harmon. Bounding pipeline and instruction cache performance; *T-C Jan 99* 53-70
Heinrich, M., V. Soundararajan, J. Hennessy, and A. Gupta. A quantitative analysis of the performance and scalability of distributed shared memory cache coherence protocols; *T-C Feb 99* 205-217
Hennessy, J., *see* Heinrich, M., *T-C Feb 99* 205-217
Higuchi, T., *see* Murakawa, M., *T-C Jun 99* 628-639
Hoang Pham, and Xuemei Zhang. A software cost model with warranty and risk costs; *T-C Jan 99* 71-75
Hoganson, K.E. Workload execution strategies and parallel speedup on clustered computers; *T-C Nov 99* 1173-1182
Ho Hwang Sung, *see* Hoon Choi, *T-C Jun 99* 603-614
Hoon Choi, Jong-Sun Kim, Chi-Won Yoon, In-Cheol Park, Sung Ho Hwang, and Chong-Min Kyung. Synthesis of application specific instructions for embedded DSP software; *T-C Jun 99* 603-614
Horiyama, T., *see* Takagi, N., *T-C Jan 99* 76-80
Hou, C.-J.J. Routing virtual circuits with temporal QoS requirements in virtual path-based ATM networks; *T-C Nov 99* 1228-1243
Hsiao, M.S., E.M. Rudnick, and J.H. Patel. Fast static compaction algorithms for sequential circuit test vectors; *T-C Mar 99* 311-322
Hsu, F., *see* Feng Cao, *T-C Jan 99* 88-93
Hsu, W.W., *see* Jih-Kwon Peir, *T-C Feb 99* 108-110
Hsueh, M.-C., *see* Tsai, T.K., *T-C Nov 99* 1183-1201
Huang Jian, *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Huang Kuo-Tai, *see* Chih-Wei Liu, *T-C Jul 99* 690-706
Huapeng Wu, and M.A. Hasan. Closed-form expression for the average weight of signed-digit representations; *T-C Aug 99* 848-851
Hurson, A.R., *see* Kwak, H., *T-C Feb 99* 176-184
Hwang Sung Ho, *see* Hoon Choi, *T-C Jun 99* 603-614
Hwu, W.W., *see* Johnson, T.L., *T-C Dec 99* 1338-1354

I

In-Cheol Park, *see* Hoon Choi, *T-C Jun 99* 603-614
Iverson, M.A., F. Ozguner, and L. Potter. Statistical prediction of task execution times through analytic benchmarking for scheduling in a heterogeneous environment; *T-C Dec 99* 1374-1379
Iwata, M., *see* Murakawa, M., *T-C Jun 99* 628-639
Iyer, R.K., *see* Tsai, T.K., *T-C Nov 99* 1183-1201

J

Jang-Ping Sheu, *see* Yu-Chee Tseng, *T-C Oct 99* 1065-1082
Jean, J.S.N., K. Tomko, V. Yavagal, J. Shah, and R. Cook. Dynamic reconfiguration to support concurrent applications; *T-C Jun 99* 591-602
Jenn-Yang Ke, and Jong-Chuang Tsay. An approach to checking link conflicts in the mapping of uniform dependence algorithms into lower dimensional processor arrays; *T-C Jul 99* 732-737
Jenn-Yuan Tsai, Jian Huang, C. Amlo, D.J. Lilja, and Pen-Chung Yew. The superthreaded processor architecture; *T-C Sep 99* 881-902
Jha, N.K., *see* Dave, B.P., *T-C Apr 99* 417-441
Jianchao Wang, *see* Yuanyuan Yang, *T-C Mar 99* 265-284
Jian Huang, *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Jia Xiaohua, *see* Raha, A., *T-C Sep 99* 917-935
Jih-Kwon Peir, W.W. Hsu, and A.J. Smith. Functional implementation techniques for CPU cache memories; *T-C Feb 99* 100-110
Johnson, T.L., D.A. Connors, M.C. Merten, and W.W. Hwu. Run-time cache bypassing; *T-C Dec 99* 1338-1354
Jong-Chuang Tsay, *see* Jenn-Yang Ke, *T-C Jul 99* 732-737
Jong-Sun Kim, *see* Hoon Choi, *T-C Jun 99* 603-614
Joseph, D., and D. Grunwald. Prefetching using Markov predictors; *T-C Feb 99* 121-133
Juang, T.-Y., *see* Tseng, Y.-C., *T-C Nov 99* 1282-1296
Jullien, G.A., *see* Dimitrov, V.S., *T-C Oct 99* 1098-1106

K

Kaeli, D.R., *see* Kalamatianos, J., *T-C Feb 99* 168-175
Kajihara, N., *see* Murakawa, M., *T-C Jun 99* 628-639
Kajitani, I., *see* Murakawa, M., *T-C Jun 99* 628-639
Kalamatianos, J., A. Khalafi, D.R. Kaeli, and W. Meleis. Analysis of temporal-based program behavior for improved instruction cache performance; *T-C Feb 99* 168-175

Kalbarczyk, Z., *see* Tsai, T.K., *T-C Nov 99* 1183-1201
Kamat, S., *see* Raha, A., *T-C Sep 99* 917-935
Kandemir, M., J. Ramanujam, and A. Choudhary. Improving cache locality by a combination of loop and data transformations; *T-C Feb 99* 159-167
Kanoun, K., M. Borrel, T. Morteveille, and A. Peytavin. Availability of CAUTRA, a subset of the French air traffic control system; *T-C May 99* 528-535
Ke Jenn-Yang, *see* Jenn-Yang Ke, *T-C Jul 99* 732-737
Kekckler, S.W., A. Chang, W.S.L.S. Chatterjee, and W.J. Dally. Concurrent event handling through multithreading; *T-C Sep 99* 903-916
Kerbyson, D.J., *see* Harper, J.S., *T-C Oct 99* 1009-1024
Khalafi, A., *see* Kalamatianos, J., *T-C Feb 99* 168-175
Kim Jong-Sun, *see* Hoon Choi, *T-C Jun 99* 603-614
King Chung-Ta, *see* Chien-Ming Chen, *T-C May 99* 457-469
Koc, C.K., *see* Sunar, B., *T-C May 99* 522-527
Kornerup, P., *see* Nielsen, A.M., *T-C Nov 99* 1153-1165
Krishnan, V., and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading; *T-C Sep 99* 866-880
Kuo Sy-Yen, *see* Yuh-Rong Leu, *T-C Jan 99* 81-88
Kuo-Tai Huang, *see* Chih-Wei Liu, *T-C Jul 99* 690-706
Kwak, H., B. Lee, A.R. Hurson, Suk-Han Yoon, and Woo-Jong Hahn. Effects of multithreading on cache performance; *T-C Feb 99* 176-184
Kyung Chong-Min, *see* Hoon Choi, *T-C Jun 99* 603-614

L

Lafferty, J., and A. Vardy. Ordered binary decision diagrams and minimal trellises; *T-C Sep 99* 971-986
LaForge, L.E. Configuration of locally spared arrays in the presence of multiple fault types; *T-C Apr 99* 398-416
Lang, K., *see* Goudreau, M.W., *T-C Jul 99* 670-689
Lang, T., *see* Nannarelli, A., *T-C Jan 99* 2-14
Lang, T., and P. Montuschi. Very high radix square root with prescaling and rounding and a combined division/square root unit; *T-C Aug 99* 827-841
Lang, T., *see* Bruguera, J.D., *T-C Oct 99* 1083-1097
Lau, F.C.M., *see* Tse, S.S.H., *T-C Jul 99* 752-757
Lee, B., *see* Kwak, H., *T-C Feb 99* 176-184
Leu Yuh-Rong, *see* Yuh-Rong Leu, *T-C Jan 99* 81-88
Liebelt, M.J., and N. Burgess. Detecting exitory stuck-at faults in semimodular asynchronous circuits; *T-C Apr 99* 442-448
Lilja, D.J., *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Lim Beng-Hong, *see* Michael, M.M., *T-C Feb 99* 245-255
Lin Feng-Fu, *see* Chung-Ho Chen, *T-C Aug 99* 780-793
Lioy, A., *see* Benini, L., *T-C Aug 99* 769-779
Liu, C.L., *see* Pan, P., *T-C Sep 99* 1000-1005
Liu Chih-Wei, *see* Chih-Wei Liu, *T-C Jul 99* 690-706
Llaberia, J.M., *see* Dal Corral, A.M., *T-C Apr 99* 449-456
Lloris, A., *see* Garcia, A., *T-C Jul 99* 748-751
Lombardi, F., *see* Gaudiot, J.-L., *T-C Jun 99* 553-555
Luccio, F., and L. Pagli. On a new Boolean function with applications; *T-C Mar 99* 296-310
Lu Chung-Chin, *see* Chih-Wei Liu, *T-C Jul 99* 690-706
Luk Chi-Keung, *see* Chi-Keung Luk, *T-C Feb 99* 134-141

M

Macii, E., *see* Benini, L., *T-C Aug 99* 769-779
Marek-Sadowska, M., *see* Chang, D., *T-C Jun 99* 565-578
Marek-Sadowska, M., *see* Shih-Chieh Chang, *T-C Sep 99* 962-970
Marino, F., and E. Swartzlander, Jr. Parallel implementation of multidimensional transforms without interprocessor communication; *T-C Sep 99* 951-960
Marques-Silva, J.P., and K.A. Sakallah. GRASP: a search algorithm for propositional satisfiability; *T-C May 99* 506-521
Martonosi, M., *see* Skadron, K., *T-C Nov 99* 1260-1281
Masson, G.M., *see* Yang, Y., *T-C Nov 99* 1214-1227
Meleis, W., *see* Kalamatianos, J., *T-C Feb 99* 168-175
Melhem, R., *see* Yuan, X., *T-C Dec 99* 1355-1363
Merten, M.C., *see* Johnson, T.L., *T-C Dec 99* 1338-1354
Michael, M.M., A.K. Nanda, and Beng-Hong Lim. Coherence controller architectures for scalable shared-memory multiprocessors; *T-C Feb 99* 245-255
Miller, W.C., *see* Dimitrov, V.S., *T-C Oct 99* 1098-1106
Milutinovic, V., and M. Valero. Guest editors' introduction - Cache memory and related problems: Enhancing and exploiting the locality [special issue intro.]; *T-C Feb 99* 97-99
Montuschi, P., *see* Lang, T., *T-C Aug 99* 827-841
Morteveille, T., *see* Kanoun, K., *T-C May 99* 528-535
Mowry, T.C., *see* Chi-Keung Luk, *T-C Feb 99* 134-141
Mueller, F., *see* Healy, C.A., *T-C Jan 99* 53-70
Murakawa, M., S. Yoshizawa, I. Kajitani, X. Yao, N. Kajihara, M. Iwata, and T. Higuchi. The GRD chip: genetic reconfiguration of DSPs for neural network processing; *T-C Jun 99* 628-639
Muzio, J.C., *see* Cattell, K., *T-C Mar 99* 285-295

N

Nakamura, H., *see* Panda, P.R., *T-C Feb 99* 142-149
Nanda, A.K., *see* Michael, M.M., *T-C Feb 99* 245-255
Nannarelli, A., and T. Lang. Low-power divider; *T-C Jan 99* 2-14
Nanya, T., *see* Savva, A., *T-C Jan 99* 38-52
Nelson, J., *see* Conway, R., *T-C Aug 99* 852-860
Nicolau, A., *see* Panda, P.R., *T-C Feb 99* 142-149
Nielsen, A.M., and P. Kornerup. Redundant radix representations of rings; *T-C Nov 99* 1153-1165
Nikolos, D., and H.T. Vergos. On the yield of VLSI processors with on-chip CPU cache; *T-C Oct 99* 1138-1144
Ni Sze-Yao, *see* Yu-Chee Tseng, *T-C Oct 99* 1065-1082
Nudd, G.R., *see* Harper, J.S., *T-C Oct 99* 1009-1024

O

Odasso, G., *see* Benini, L., *T-C Aug 99* 769-779
Ould-Khaoua, M. A performance model for Duato's fully adaptive routing algorithm in k-ary n-cubes; *T-C Dec 99* 1297-1304
Ozguner, F., *see* Iverson, M.A., *T-C Dec 99* 1374-1379

P

Paar, C., P. Fleischmann, and P. Soria-Rodriguez. Fast arithmetic for public-key algorithms in Galois fields with composite exponents; *T-C Oct 99* 1025-1034
Pagli, L., *see* Luccio, F., *T-C Mar 99* 296-310
Pai, V.S., P. Ranganathan, H. Abdel-Shafi, and S. Adve. The impact of exploiting instruction-level parallelism on shared-memory multiprocessors; *T-C Feb 99* 218-226
Pan, P., and C.L. Liu. Partial scan with preselected scan signals; *T-C Sep 99* 1000-1005
Panchapakesan, G., and A. Sengupta. On a lightwave network topology using Kautz digraphs; *T-C Oct 99* 1131-1137
Panda, D.K., *see* Dongai Dai, *T-C Feb 99* 236-244
Panda, P.R., H. Nakamura, N.D. Dutt, and A. Nicolau. Augmenting loop tiling with data alignment for improved cache performance; *T-C Feb 99* 142-149
Park In-Cheol, *see* Hoon Choi, *T-C Jun 99* 603-614
Park Seungjoon, *see* Seungjoon Park, *T-C Feb 99* 227-235
Paschalis, A., *see* Gizopoulos, D., *T-C Sep 99* 936-950
Patel, J.H., *see* Hsiao, M.S., *T-C Mar 99* 311-322
Patel, J.H., *see* Rudnick, E.M., *T-C Mar 99* 323-330
Patel, S.J., D.H. Friendly, and Y.N. Patt. Evaluation of design options for the trace cache fetch mechanism; *T-C Feb 99* 193-204
Patt, Y.N., *see* Patel, S.J., *T-C Feb 99* 193-204
Peir Jih-Kwon, *see* Jih-Kwon Peir, *T-C Feb 99* 100-110
Pekmestzi, K.Z. Multiplexer-based array multipliers; *T-C Jan 99* 15-23
Pen-Chung Yew, *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Perez-Uribe, A., *see* Sanchez, E., *T-C Jun 99* 556-564
Peytavin, A., *see* Kanoun, K., *T-C May 99* 528-535

Pham Hoang, *see* Hoang Pham, *T-C Jan 99* 71-75
Pinkston, T.M. Flexible and efficient routing based on progressive deadlock recovery; *T-C Jul 99* 649-669
Pomeranz, I., and S.M. Reddy. A cone-based genetic optimization procedure for test generation and its application to n-detections in combinational circuits; *T-C Oct 99* 1145-1152
Poncino, M., *see* Benini, L., *T-C Aug 99* 769-779
Potter, L., *see* Iverson, M.A., *T-C Dec 99* 1374-1379
Powell, D., *see* Cukier, M., *T-C Jul 99* 707-723
Prabhakaran, P., and P. Banerjee. Parallel algorithms for force directed scheduling of flattened and hierarchical signal flow graphs; *T-C Jul 99* 762-768
Purna, K.M.G., and D. Bhatia. Temporal partitioning and scheduling data flow graphs for reconfigurable computers; *T-C Jun 99* 579-590

Q

Qian-Yu Tang, and Xiaoyu Song. Diagnosis of parallel computers arbitrary connectivity; *T-C Jul 99* 757-761
Qing Yang, *see* Tong Sun, *T-C Mar 99* 331-344

R

Raha, A., S. Kamat, Xiaohua Jia, and Wei Zhao. Using traffic regulation to meet end-to-end deadlines in ATM networks; *T-C Sep 99* 917-935
Rahardja, S., and B.J. Falkowski. Fast linearly independent arithmetic expansions; *T-C Sep 99* 991-999
Rajski, J., and J. Tyszer. Diagnosis of scan cells in BIST environment; *T-C Jul 99* 724-731
Ramanujam, J., *see* Kandemir, M., *T-C Feb 99* 159-167
Ramos, J.F., and A.G. Bohorquez. Two operand binary adders with threshold logic; *T-C Dec 99* 1324-1337
Ranganathan, P., *see* Pai, V.S., *T-C Feb 99* 218-226
Rao, S.B., *see* Goudreau, M.W., *T-C Jul 99* 670-689
Reddy, S.M., *see* Pomeranz, I., *T-C Oct 99* 1145-1152
Rivers, J.A., *see* Tam, E.S., *T-C Nov 99* 1244-1259
Rotenberg, E., S. Bennett, and J.E. Smith. A trace cache microarchitecture and evaluation; *T-C Feb 99* 111-120
Rudnick, E.M., *see* Hsiao, M.S., *T-C Mar 99* 311-322
Rudnick, E.M., and J.H. Patel. Efficient techniques for dynamic test sequence compaction; *T-C Mar 99* 323-330

S

Sakallah, K.A., *see* Marques-Silva, J.P., *T-C May 99* 506-521
Sakamura, K., *see* Tomita, A.W., *T-C Jan 99* 24-37
Sanchez, E., M. Sipper, J.-O. Haenni, J.-L. Beuchat, A. Stauffer, and A. Perez-Uribe. Static and dynamic configurable systems; *T-C Jun 99* 556-564
Savir, J. Distributed generation of weighted random patterns; *T-C Dec 99* 1364-1368
Savva, A., and T. Nanya. A gracefully degrading massively parallel system using the BSP model, and its evaluation; *T-C Jan 99* 38-52
Schulte, M.J., and J.E. Stine. Approximating elementary functions with symmetric bipartite tables; *T-C Aug 99* 842-847
Sciuto, D., *see* Fummi, F., *T-C Dec 99* 1305-1323
Sengupta, A., *see* Panchapakesan, G., *T-C Oct 99* 1131-1137
Sensini, F., *see* Buttazzo, G.C., *T-C Oct 99* 1035-1052
Sericola, B. Availability analysis of repairable computer systems and stationarity detection; *T-C Nov 99* 1166-1172
Serra, M., *see* Cattell, K., *T-C Mar 99* 285-295
Serra, M., *see* Fummi, F., *T-C Dec 99* 1305-1323
Seungjoon Park, and D.L. Dill. An executable specification and verifier for relaxed memory order; *T-C Feb 99* 227-235
Shah, J., *see* Jean, J.S.N., *T-C Jun 99* 591-602
Shang-Hua Teng, *see* Feng Cao, *T-C Jan 99* 88-93
Sheu Jang-Ping, *see* Yu-Chee Tseng, *T-C Oct 99* 1065-1082
Shih-Chieh Chang, L.P.P.P. Van Ginneken, and M. Marek-Sadowska. Circuit optimization by rewiring; *T-C Sep 99* 962-970
Shujian Zhang, *see* Cattell, K., *T-C Mar 99* 285-295
Sinha, B.P., *see* Das, D., *T-C May 99* 536-551
Sipper, M., *see* Sanchez, E., *T-C Jun 99* 556-564
Skadron, K., P.A. Ahuja, M. Martonosi, and D.W. Clark. Branch prediction, instruction-window size, and cache size: Performance trade-offs and simulation techniques; *T-C Nov 99* 1260-1281
Smith, A.J., *see* Jih-Kwon Peir, *T-C Feb 99* 100-110
Smith, J.E., *see* Rotenberg, E., *T-C Feb 99* 111-120
Somani, A.K., *see* Chung-Ho Chen, *T-C Apr 99* 386-397
Song Xiaoyu, *see* Qian-Yu Tang, *T-C Jul 99* 757-761
Soria-Rodriguez, P., *see* Paar, C., *T-C Oct 99* 1025-1034
Soundararajan, V., *see* Heinrich, M., *T-C Feb 99* 205-217
Srinvasan, V., *see* Tam, E.S., *T-C Nov 99* 1244-1259
Stauffer, A., *see* Sanchez, E., *T-C Jun 99* 556-564
Stine, J.E., *see* Schulte, M.J., *T-C Aug 99* 842-847
Suel, T., *see* Goudreau, M.W., *T-C Jul 99* 670-689
Suk-Han Yoon, *see* Kwak, H., *T-C Feb 99* 176-184
Sun, M., *see* Zheng, S.Q., *T-C Jul 99* 738-743
Sunar, B., and C.K. Koc. Mastrovito multiplier for all trinomials; *T-C May 99* 522-527
Sung Ho Hwang, *see* Hoon Choi, *T-C Jun 99* 603-614
Sun Tong, *see* Tong Sun, *T-C Mar 99* 331-344
Swartzlander, E., Jr., *see* Marino, F., *T-C Sep 99* 951-960
Sy-Yen Kuo, *see* Yuh-Rong Leu, *T-C Jan 99* 81-88
Sze-Yao Ni, *see* Yu-Chee Tseng, *T-C Oct 99* 1065-1082

T

Takagi, N., and T. Horiyama. A high-speed reduced-size adder under left-to-right input arrival; *T-C Jan 99* 76-80
Tallini, L.G., and B. Bose. Balanced codes with parallel encoding and decoding; *T-C Aug 99* 794-814
Tam, E.S., J.A. Rivers, V. Srinvasan, G.S. Tyson, and E.D. Davidson. Active management of data caches by exploiting reuse information; *T-C Nov 99* 1244-1259
Tang Qian-Yu, *see* Qian-Yu Tang, *T-C Jul 99* 757-761
Temam, O. An algorithm for optimally exploiting spatial and temporal locality in upper memory levels; *T-C Feb 99* 150-158
Teng Shang-Hua, *see* Feng Cao, *T-C Jan 99* 88-93
Thibeault, C., and G. Begin. A scan-based configurable, programmable, and scalable architecture for sliding window-based operations; *T-C Jun 99* 615-627
Tomita, A.W., and K. Sakamura. Improving design dependability by exploiting an open model-based specification; *T-C Jan 99* 24-37
Tomko, K., *see* Jean, J.S.N., *T-C Jun 99* 591-602
Tong Sun, and Qing Yang. A comparative analysis of cache designs for vector processing; *T-C Mar 99* 331-344
Topham, N., and A. Gonzalez. Randomized cache placement for eliminating conflicts; *T-C Feb 99* 185-192
Torrellas, J., *see* Zheng Zhang, *T-C Feb 99* 256-264
Torrellas, J., *see* Chun Xia, *T-C May 99* 494-505
Torrellas, J., *see* Krishnan, V., *T-C Sep 99* 866-880
Tsai, T.K., M.-C. Hsueh, H. Zhao, Z. Kalbarczyk, and R.K. Iyer. Stress-based and path-based fault injection; *T-C Nov 99* 1183-1201
Tsai Jenn-Yuan, *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Tsantilas, T., *see* Goudreau, M.W., *T-C Jul 99* 670-689
Tsay Jong-Chuang, *see* Jenn-Yang Ke, *T-C Jul 99* 732-737
Tse, S.S.H., and F.C.M. Lau. On the space requirement of interval routing; *T-C Jul 99* 752-757
Tseng, Y.-C., M.-H. Yang, and T.-Y. Juang. Achieving fault-tolerant multicast in injured wormhole-routed tori and meshes based on Euler path construction; *T-C Nov 99* 1282-1296
Tseng Yu-Chee, *see* Yu-Chee Tseng, *T-C Oct 99* 1065-1082
Tyson, G.S., *see* Tam, E.S., *T-C Nov 99* 1244-1259
Tyszer, J., *see* Rajski, J., *T-C Jul 99* 724-731

V

Valero, M., *see* Milutinovic, V., *T-C Feb 99* 97-99

Van Ginneken, L.P.P.P., *see* Shih-Chieh Chang, *T-C Sep 99* 962-970
Vardy, A., *see* Lafferty, J., *T-C Sep 99* 971-986
Vergos, H.T., *see* Nikolos, D., *T-C Oct 99* 1138-1144

W

Wang, D. Diagnosability of hypercubes and enhanced hypercubes under the comparison diagnosis model; *T-C Dec 99* 1369-1373
Wang Jianchao, *see* Yuanyuan Yang, *T-C Mar 99* 265-284
Wei Zhao, *see* Raha, A., *T-C Sep 99* 917-935
Wen-Feng Chang, and Cheng-Wen Wu. Low-cost modular totally self-checking checker design for m-out-of-n code; *T-C Aug 99* 815-826
Whalley, D.B., *see* Healy, C.A., *T-C Jan 99* 53-70
Wojcik, A.S., *see* Chisholm, G.H., *T-C Oct 99* 1053-1064
Woo-Jong Hahn, *see* Kwak, H., *T-C Feb 99* 176-184
Wu Cheng-Wen, *see* Wen-Feng Chang, *T-C Aug 99* 815-826
Wu Guang-Ming, *see* Guang-Ming Wu, *T-C Oct 99* 1107-1122
Wu Huapeng, *see* Huapeng Wu, *T-C Aug 99* 848-851

X

Xia Chun, *see* Chun Xia, *T-C May 99* 494-505
Xiaohua Jia, *see* Raha, A., *T-C Sep 99* 917-935
Xiaoyu Song, *see* Qian-Yu Tang, *T-C Jul 99* 757-761
Xuemei Zhang, *see* Hoang Pham, *T-C Jan 99* 71-75

Y

Yamashita, M., *see* Harada, T., *T-C Jul 99* 744-747
Yang, M.-H., *see* Tseng, Y.-C., *T-C Nov 99* 1282-1296
Yang, Y., and G.M. Masson. The necessary conditions for Clos-type nonblocking multicast networks; *T-C Nov 99* 1214-1227
Yang Qing, *see* Tong Sun, *T-C Mar 99* 331-344
Yang Yuanyuan, *see* Yuanyuan Yang, *T-C Mar 99* 265-284
Yao, X., *see* Murakawa, M., *T-C Jun 99* 628-639
Yao-Wen Chang, *see* Guang-Ming Wu, *T-C Oct 99* 1107-1122
Yavagal, V., *see* Jean, J.S.N., *T-C Jun 99* 591-602
Yeimkuan Chang, and L.N. Bhuyan. An efficient tree cache coherence protocol for distributed shared memory multiprocessors; *T-C Mar 99* 352-360
Yew Pen-Chung, *see* Jenn-Yuan Tsai, *T-C Sep 99* 881-902
Yoon Chi-Won, *see* Hoon Choi, *T-C Jun 99* 603-614
Yoon Suk-Han, *see* Kwak, H., *T-C Feb 99* 176-184
Yoshizawa, S., *see* Murakawa, M., *T-C Jun 99* 628-639
Yuan, X., R. Melhem, and R. Gupta. Distributed path reservation algorithms for multiplexed all-optical interconnection networks; *T-C Dec 99* 1355-1363
Yuanyuan Yang, and Jianchao Wang. Wide-sense nonblocking Clos networks under packing strategy; *T-C Mar 99* 265-284
Yu-Chee Tseng, Sze-Yao Ni, and Jang-Ping Sheu. Toward optimal complete exchange on wormhole-routed tori; *T-C Oct 99* 1065-1082
Yuh-Rong Leu, and Sy-Yen Kuo. Distributed fault-tolerant ring embedding and reconfiguration in hypercubes; *T-C Jan 99* 81-88

Z

Zhang Shujian, *see* Cattell, K., *T-C Mar 99* 285-295
Zhang Xuemei, *see* Hoang Pham, *T-C Jan 99* 71-75
Zhang Zheng, *see* Zheng Zhang, *T-C Feb 99* 256-264
Zhao, H., *see* Tsai, T.K., *T-C Nov 99* 1183-1201
Zhao Wei, *see* Raha, A., *T-C Sep 99* 917-935
Zheng, S.Q., and M. Sun. Constructing optimal search trees in optimal time; *T-C Jul 99* 738-743
Zheng Zhang, M. Cintra, and J. Torrellas. Excel-NUMA: toward programmability, simplicity, and high performance; *T-C Feb 99* 256-264
Zorian, Y., *see* Gizopoulos, D., *T-C Sep 99* 936-950

+ Check author entry for coauthors

SUBJECT INDEX

A

Adders
arbitrary Boolean fn., hypercube of 2^n points. *Luccio, F., + , T-C Mar 99* 296-310
fast converter for 3 moduli RNS using property of Chinese remainder theorem. *Conway, R., + , T-C Aug 99* 852-860
high-speed reduced-size adder under left-to-right input arrival. *Takagi, N., + , T-C Jan 99* 76-80
leading-one prediction with concurrent posn. correction. *Bruguera, J.D., + , T-C Oct 99* 1083-1097
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang, + , T-C Aug 99* 815-826
two operand binary adders with threshold logic. *Ramos, J.F., + , T-C Dec 99* 1324-1337
Air traffic control
CAUTRA availability, subset of French ATC syst. *Kanoun, K., + , T-C May 99* 528-535
Algebra; cf. Galois fields; Polynomials
Algorithm theory; cf. Computability; Computational complexity
Application specific integrated circuits
embedded DSP software, appl. specific instructions synthesis. *Hoon Choi, + , T-C Jun 99* 603-614
public key algms. in GF, fast arith. *Paar, C., + , T-C Oct 99* 1025-1034
Arithmetic; cf. Digital arithmetic
Assembly language
executable spec. and verifier for relax. memory order. *Seungjoon Park, + , T-C Feb 99* 227-235
Asynchronous circuits
exitory stuck-at faults in semimodular asynchronous ccts. *Liebelt, M.J., + , T-C Apr 99* 442-448
Asynchronous transfer mode
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *How, C.-J., T-C Nov 99* 1228-1243
traffic regulation to meet end-to-end deadlines in ATM networks. *Raha, A., + , T-C Sep 99* 917-935
Automatic test pattern generation
cct. optim. by rewiring. *Shih-Chieh Chang, + , T-C Sep 99* 962-970
distributed generation of weighted random patterns. *Savir, J., T-C Dec 99* 1364-1368
GRASP, search algm. for propositional satisfiability. *Marques-Silva, J.P., + , T-C May 99* 506-521
Automation; cf. Telecommunication control

B

Bayes methods
stratified fault-injection, coverage estim. methods. *Cukier, M., + , T-C Jul 99* 707-723
Binary codes
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
Binary decision diagrams
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
pseudo-Kronecker expressions for symmetric fns. *Drechsler, R., T-C Sep 99* 987-990
Boolean functions
arbitrary Boolean fn., hypercube of 2^n points. *Luccio, F., + , T-C Mar 99* 296-310
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
polynomial form of Boolean fns. and related topics. *Falkowski, B.J., T-C Aug 99* 860-864
spectral anal. of Boolean fns. as graph eigenvalue problem. *Bernasconi, A., + , T-C Mar 99* 345-351
Buffer storage; cf. Cache storage
Built-in self test
distributed generation of weighted random patterns. *Savir, J., T-C Dec 99* 1364-1368

multipliers, parallel, BIST scheme. *Gizopoulos, D.*, + , *T-C Sep 99* 936-950
scan cells design in BIST environ. *Rajski, J.*, + , *T-C Jul 99* 724-731

C

Cache storage
active mgt. of data caches by exploiting reuse inform. *Tam, E.S.*, + , *T-C Nov 99* 1244-1259
augmenting loop tiling with data alignment, improved cache perform. *Panda, P.R.*, + , *T-C Feb 99* 142-149
automatic compiler-inserted prefetching for pointer-based appls. *Chi-Keung Luk*, + , *T-C Feb 99* 134-141
bus-based syst. design, easy-to-use approach. *Chung-Ho Chen*, + , *T-C Aug 99* 780-793
cache memory and related problems (special issue). *T-C Feb 99* 97-264
cache memory and related problems, special issue intro. *Milutinovic, V.*, + , *T-C Feb 99* 97-99
CPU cache memories, functional implement. *Jih-Kwon Peir*, + , *T-C Feb 99* 100-110
design options eval. for trace cache fetch mechanism. *Patel, S.J.*, + , *T-C Feb 99* 193-204
fault-containment, cache memories for TMR redundant proc. systs. *Chung-Ho Chen*, + , *T-C Apr 99* 386-397
improving cache locality, combination of loop and data transforms. *Kandemir, M.*, + , *T-C Feb 99* 159-167
multithreading effects on cache perform. *Kwak, H.*, + , *T-C Feb 99* 176-184
prefetching using Markov predictors. *Joseph, D.*, + , *T-C Feb 99* 121-133
randomized cache placement for eliminating conflicts. *Topham, N.*, + , *T-C Feb 99* 185-192
run-time cache bypassing. *Johnson, T.L.*, + , *T-C Dec 99* 1338-1354
set-associative cache behavior, anal. modeling. *Harper, J.S.*, + , *T-C Oct 99* 1009-1024
temporal-based program behavior for improved instruction cache perform. *Kalamatianos, J.*, + , *T-C Feb 99* 168-175
trace cache microarchitecture and eval. *Rotenberg, E.*, + , *T-C Feb 99* 111-120
vector proc., cache designs. *Tong Sun*, + , *T-C Mar 99* 331-344
yield of VLSI proc. with on-chip CPU cache. *Nikolos, D.*, + , *T-C Oct 99* 1138-1144

CAD
GRASP, search algm. for propositional satisfiability. *Marques-Silva, J.P.*, + , *T-C May 99* 506-521
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J.*, + , *T-C Sep 99* 971-986

CAD; cf. Circuit layout CAD; Logic CAD

Cellular arrays
CMOS low-power divider. *Nannarelli, A.*, + , *T-C Jan 99* 2-14

Cellular arrays; cf. Systolic arrays

Cellular automata
2-by-n hybrid cellular automata with regular config. *Cattell, K.*, + , *T-C Mar 99* 285-295

Circuit complexity
multiplexer-based array multipliers. *Pekmestzi, K.Z.*, *T-C Jan 99* 15-23

Circuit layout CAD
seq. ccts. partitioning on dyn. reconfigurable FPGAs. *Chang, D.*, + , *T-C Jun 99* 565-578

Circuit optimization
rewiring of multi-level combinat. ccts. *Shih-Chieh Chang*, + , *T-C Sep 99* 962-970

Circuit theory; cf. Network topology

CMOS integrated circuits
low-power divider. *Nannarelli, A.*, + , *T-C Jan 99* 2-14

Codes
bal. codes with parallel encoding/decoding. *Tallini, L.G.*, + , *T-C Aug 99* 794-814

Codes; cf. Binary codes; Error correction codes

Combinational circuits
cct. optim. by rewiring. *Shih-Chieh Chang*, + , *T-C Sep 99* 962-970
cone-based genetic optim. for test generation. *Pomeranz, I.*, + , *T-C Oct 99* 1145-1152

Combinatorial mathematics; cf. Graph theory

Computability
GRASP, search algm. for propositional satisfiability. *Marques-Silva, J.P.*, + , *T-C May 99* 506-521

Computational complexity
distributed fault-tolerant ring embedding and reconfiguration in hypercubes. *Yuh-Rong Leu*, + , *T-C Jan 99* 81-88
double-base no. syst. *Dimitrov, V.S.*, + , *T-C Oct 99* 1098-1106
Feng-Rao algm., systolic array implement. *Chih-Wei Liu*, + , *T-C Jul 99* 690-706
Mastrovito multiplier for all trinomials. *Sunar, B.*, + , *T-C May 99* 522-527
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang*, + , *T-C Aug 99* 815-826
network topol. with multiple meshes. *Das, D.*, + , *T-C May 99* 536-551
partial precedence constrained scheduling. *Chakrabarti, P.P.*, *T-C Oct 99* 1127-1130
public key algms. in GF, fast arith. *Paar, C.*, + , *T-C Oct 99* 1025-1034
scheduling soft aperiodic tasks in hard real time environ. *Buttazzo, G.C.*, + , *T-C Oct 99* 1035-1052
space requirement of interval routing. *Tse, S.S.H.*, + , *T-C Jul 99* 752-757

Computational complexity; cf. Circuit complexity

Computational geometry
portable and efficient parallel computing using BSP model. *Goudreau, M.W.*, + , *T-C Jul 99* 670-689
space requirement of interval routing. *Tse, S.S.H.*, + , *T-C Jul 99* 752-757

Computer aided analysis; cf. Digital simulation

Computer applications; cf. CAD; Mathematics computing

Computer architecture
branch prediction, instruction-window size, and cache size, perform. trade-offs and simul. techs. *Skadron, K.*, + , *T-C Nov 99* 1260-1281
design options eval. for trace cache fetch mechanism. *Patel, S.J.*, + , *T-C Feb 99* 193-204
multithreaded architecture (special section). *T-C Sep 99* 865-916
multithreaded architecture, special section intro. *Gao, G.R.*, + , *T-C Sep 99* 865
temporal-based program behavior for improved instruction cache perform. *Kalamatianos, J.*, + , *T-C Feb 99* 168-175
walk-time address adjustment for improving accuracy of dyn. branch prediction. *Chien-Ming Chen*, + , *T-C May 99* 457-469

Computer architecture; cf. Memory architecture; Parallel architectures; Reconfigurable architectures; Reduced instruction set computing

Computer networks
space requirement of interval routing. *Tse, S.S.H.*, + , *T-C Jul 99* 752-757

Computer performance
availability anal. of repairable comput. systs. and stationarity detect. *Hoganson, K.E.*, *T-C Nov 99* 1173-1182
branch prediction, instruction-window size, and cache size, perform. trade-offs and simul. techs. *Skadron, K.*, + , *T-C Nov 99* 1260-1281

Computers
availability anal. of repairable comput. systs. and stationarity detect. *Sericola, B.*, *T-C Nov 99* 1166-1172

Constraint handling
partial precedence constrained scheduling. *Chakrabarti, P.P.*, *T-C Oct 99* 1127-1130

Converters
3 moduli RNS using property of Chinese remainder theorem. *Conway, R.*, + , *T-C Aug 99* 852-860

Costing; cf. Software cost estimation

Counting circuits
parallel multiplication using fast sorting networks. *Fiore, P.D.*, *T-C Jun 99* 640-645

Cryptography; cf. Public key cryptography

D

Data flow graphs
temporal partitioning/scheduling data flow graphs for reconfigurable computers. *Purna, K.M.G.*, + , *T-C Jun 99* 579-590

Data handling; cf. Exception handling; Sorting; Table lookup

Data integrity
superthreaded proc. archit. *Jenn-Yuan Tsai*, + , *T-C Sep 99* 881-902

+ Check author entry for coauthors

Data structures
automatic compiler-inserted prefetching for pointer-based appls. *Chi-Keung Luk, + , T-C Feb 99* 134-141
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
Data structures; cf. Tree data structures
Decision diagrams; cf. Binary decision diagrams
Decoding
bal. codes with parallel encoding/decoding. *Tallini, L.G., + , T-C Aug 99* 794-814
Delays
ATM networks, traffic regulation to meet end-to-end deadlines. *Raha, A., + , T-C Sep 99* 917-935
automatic synthesis of large telescopic units based on near-min. timed supersetting. *Benini, L., + , T-C Aug 99* 769-779
Design for testability
partial scan with preselected scan sigs. *Pan, P., + , T-C Sep 99* 1000-1005
scan cells design in BIST environ. *Rajski, J., + , T-C Jul 99* 724-731
Digital arithmetic
closed-form expression for av. wt. of signed-digit representations. *Huapeng Wu, + , T-C Aug 99* 848-851
combined division/sq. root unit, very high radix sq. root with prescaling/rounding. *Lang, T., + , T-C Aug 99* 827-841
double-base no. syst. *Dimitrov, V.S., + , T-C Oct 99* 1098-1106
lin. independent arith. expansions. *Rahardja, S., + , T-C Sep 99* 991-999
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang, + , T-C Aug 99* 815-826
multiplexer-based array multipliers. *Pekmestzi, K.Z., T-C Jan 99* 15-23
parallel multiplication using fast sorting networks. *Fiore, P.D., T-C Jun 99* 640-645
public key algms. in GF, fast arith. *Paar, C., + , T-C Oct 99* 1025-1034
redundant radix representations of rings. *Nielsen, A.M., + , T-C Nov 99* 1153-1165
Digital arithmetic; cf. Distributed arithmetic; Floating point arithmetic; Residue number systems
Digital circuits
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
Digital circuits; cf. Adders
Digital integrated circuits; cf. Cellular arrays; Microprocessor chips
Digital signal processing chips
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., + , T-C Jun 99* 628-639
scan-based configurable, prog., and scalable archit. for sliding window-based operations. *Thibeault, C., + , T-C Jun 99* 615-627
Digital simulation
branch prediction, instruction-window size, and cache size, perform. trade-offs and simul. techs. *Skadron, K., + , T-C Nov 99* 1260-1281
bus-based syst. design, easy-to-use approach. *Chung-Ho Chen, + , T-C Aug 99* 780-793
cache designs for vector proc. *Tong Sun, + , T-C Mar 99* 331-344
fully adaptive cut-through networks, flexible/efficient routing, progressive deadlock recovery. *Pinkston, T.M., T-C Jul 99* 649-669
Digital simulation; cf. Discrete event simulation
Digital systems; cf. Computer networks; Multiprocessing systems; Real-time systems
Directed graphs
lightwave network topol. using Kautz digraphs. *Panchapakesan, G., + , T-C Oct 99* 1131-1137
Directed graphs; cf. Petri nets
Discrete event simulation
multiprocessor memory hierarchies, comprehensive hardware/software support for OS. *Chun Xia, + , T-C May 99* 494-505
tree cache coherence protocol for distributed shared memory multiprocessors. *Yeimkuan Chang, + , T-C Mar 99* 352-360
Distributed algorithms
broadcast comparison model for on-line fault diagnosis in multicomputer systs. *Blough, D.M., + , T-C May 99* 470-493
Distributed algorithms; cf. Parallel algorithms
Distributed arithmetic
multipliers, parallel, BIST scheme. *Gizopoulos, D., + , T-C Sep 99* 936-950
Distributed control
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., + , T-C Dec 99* 1355-1363
Distributed memory systems; cf. Distributed shared memory systems
Distributed processing
hardware-software co-synthesis of heterog. distributed embedded systs. *Dave, B.P., + , T-C Apr 99* 417-441
mutual exclusion systs. availability on incomplete networks. *Harada, T., + , T-C Jul 99* 744-747
stat. prediction of task execution times through anal. benchmarking for scheduling in heterog. environ. *Iverson, M.A., + , T-C Dec 99* 1374-1379
Distributed processing; cf. Computer networks; Distributed algorithms; Distributed programming; Multiprocessing systems; Parallel processing; Processor scheduling
Distributed programming
set-associative cache behavior, anal. modeling. *Harper, J.S., + , T-C Oct 99* 1009-1024
Distributed programming; cf. Parallel programming
Distributed shared memory systems
distributed shared memory cache coherence protocols, quantitat. anal. of perform. and scalability. *Heinrich, M., + , T-C Feb 99* 205-217
multiple-path network in distributed shared memory systs., architectural alternatives and perform. eval. *Dongai Dai, + , T-C Feb 99* 236-244
tree cache coherence protocol for distributed shared memory multiprocessors. *Yeimkuan Chang, + , T-C Mar 99* 352-360
Dividing circuits
CMOS low-power divider. *Nannarelli, A., + , T-C Jan 99* 2-14
combined division/sq. root unit, very high radix sq. root with prescaling/rounding. *Lang, T., + , T-C Aug 99* 827-841
Dynamic programming; cf. Integer programming

E

Eigenvalues and eigenfunctions
spectral anal. of Boolean fns. as graph eigenvalue problem. *Bernasconi, A., + , T-C Mar 99* 345-351
Electrical engineering computing; cf. Power engineering computing
Electronic design automation; cf. Circuit layout CAD
Electronic engineering computing; cf. Logic CAD
Embedded systems
embedded DSP software, appl. specific instructions synthesis. *Hoon Choi, + , T-C Jun 99* 603-614
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., + , T-C Jun 99* 628-639
hardware-software co-synthesis of heterog. distributed embedded systs. *Dave, B.P., + , T-C Apr 99* 417-441
Encoding
bal. codes with parallel encoding/decoding. *Tallini, L.G., + , T-C Aug 99* 794-814
executable spec. and verifier for relax. memory order. *Seungjoon Park, + , T-C Feb 99* 227-235
Encoding; cf. Codes
Engineering computing; cf. Nuclear engineering computing; Power engineering computing
Error correction codes
Feng-Rao algm., systolic array implement. *Chih-Wei Liu, + , T-C Jul 99* 690-706
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J., + , T-C Sep 99* 971-986
Estimation theory
stat. prediction of task execution times through anal. benchmarking for scheduling in heterog. environ. *Iverson, M.A., + , T-C Dec 99* 1374-1379
Evolutionary computation; cf. Cellular automata; Genetic algorithms
Exception handling
concurrent event handling through multithreading. *Kekckler, S.W., + , T-C Sep 99* 903-916

F

Fast Fourier transforms
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960

Fault diagnosis
broadcast comparison model for on-line fault diagnosis in multicomputer systs. *Blough, D.M.*, + , *T-C May 99* 470-493
diagnosability of hypercubes and enhanced hypercubes under comparison diagnosis model. *Wang, D.*, *T-C Dec 99* 1369-1373
scan cells design in BIST environ. *Rajski, J.*, + , *T-C Jul 99* 724-731
Fault simulation
static compaction algms. for seq. cct. test vectors. *Hsiao, M.S.*, + , *T-C Mar 99* 311-322
Fault tolerant computing
achieving fault-tolerant multicast in injured wormhole-routed tori and meshes based on Euler path construction. *Tseng, Y.-C.*, + , *T-C Nov 99* 1282-1296
bal. codes with parallel encoding/decoding. *Tallini, L.G.*, + , *T-C Aug 99* 794-814
broadcast comparison model for on-line fault diagnosis in multicomputer systs. *Blough, D.M.*, + , *T-C May 99* 470-493
broadcast scheme in star graph, single-port, half-duplex commun. *Fujita, S.*, *T-C Oct 99* 1123-1126
config. of locally spared arrays, multiple fault types. *LaForgé, L.E.*, *T-C Apr 99* 398-416
diagnosis of parallel computers arbitrary connectivity. *Qian-Yu Tang*, + , *T-C Jul 99* 757-761
distributed fault-tolerant ring embedding and reconfiguration in hypercubes. *Yuh-Rong Leu*, + , *T-C Jan 99* 81-88
formal anal. of software, fault tolerant environ. *Chisholm, G.H.*, + , *T-C Oct 99* 1053-1064
gracefully degrading massively parallel syst. using BSP model. *Savva, A.*, + , *T-C Jan 99* 38-52
hardware-software co-synthesis of heterog. distributed embedded systs. *Dave, B.P.*, + , *T-C Apr 99* 417-441
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang*, + , *T-C Aug 99* 815-826
pyramid networks, fault tolerance props. *Feng Cao*, + , *T-C Jan 99* 88-93
stratified fault-injection, coverage estim. methods. *Cukier, M.*, + , *T-C Jul 99* 707-723
stress-based and path-based fault injection. *Tsai, T.K.*, + , *T-C Nov 99* 1183-1201
TMR redundant proc. systs., cache memories, fault-containment. *Chung-Ho Chen*, + , *T-C Apr 99* 386-397
yield of VLSI proc. with on-chip CPU cache. *Nikolos, D.*, + , *T-C Oct 99* 1138-1144
Fault tolerant computing; cf. Software fault tolerance
Field programmable gate arrays
dyn. reconfiguration to support concurrent appls. *Jean, J.S.N.*, + , *T-C Jun 99* 591-602
quasi-universal switch matrices for FPD design. *Guang-Ming Wu*, + , *T-C Oct 99* 1107-1122
scan-based configurable, prog., and scalable archit. for sliding window-based operations. *Thibeault, C.*, + , *T-C Jun 99* 615-627
seq. ccts. partitioning on dyn. reconfigurable FPGAs. *Chang, D.*, + , *T-C Jun 99* 565-578
static and dyn. configurable systs. *Sanchez, E.*, + , *T-C Jun 99* 556-564
temporal partitioning/scheduling data flow graphs for reconfigurable computers. *Purna, K.M.G.*, + , *T-C Jun 99* 579-590
File organization; cf. Data structures; Storage management
Finite automata; cf. Cellular automata
Finite state machines
2-by-n hybrid cellular automata with regular config. *Cattell, K.*, + , *T-C Mar 99* 285-295
executable spec. and verifier for relax. memory order. *Seungjoon Park*, + , *T-C Feb 99* 227-235
Synthesis for testability of highly complex controllers by functional redundancy removal. *Fummi, F.*, + , *T-C Dec 99* 1305-1323
Floating point arithmetic
CMOS low-power divider. *Nannarelli, A.*, + , *T-C Jan 99* 2-14
leading-one prediction with concurrent posn. correction. *Bruguera, J.D.*, + , *T-C Oct 99* 1083-1097
Flow graphs; cf. Data flow graphs; Signal flow graphs
Formal logic; cf. Boolean functions; Computability; Threshold logic
Formal specification
executable spec. and verifier for relax. memory order. *Seungjoon Park*, + , *T-C Feb 99* 227-235
fault tolerant environ., formal anal. of software. *Chisholm, G.H.*, + , *T-C Oct 99* 1053-1064
open model-based spec., design dependability improvement. *Tomita, A.W.*, + , *T-C Jan 99* 24-37
Formal verification
executable spec. and verifier for relax. memory order. *Seungjoon Park*, + , *T-C Feb 99* 227-235
ordered binary decision diags. and min. trellises, equivalence. *Lafferty, J.*, + , *T-C Sep 99* 971-986
Function approximation
elementary fns. approx. with symmetric bipartite tables. *Schulte, M.J.*, + , *T-C Aug 99* 842-847
Functions; cf. Boolean functions; Walsh functions

G

Galois fields
public key algms. in GF, fast arith. *Paar, C.*, + , *T-C Oct 99* 1025-1034
Genetic algorithms
cone-based genetic optim. for test generation. *Pomeranz, I.*, + , *T-C Oct 99* 1145-1152
dyn. test seq. compaction. *Rudnick, E.M.*, + , *T-C Mar 99* 323-330
Geometry; cf. Computational geometry
Graph coloring
temporal-based program behavior for improved instruction cache perform. *Kalamatianos, J.*, + , *T-C Feb 99* 168-175
Graph theory
greedy, prohibition, and reactive heuristics for graph partitioning. *Battiti, R.*, + , *T-C Apr 99* 361-385
space requirement of interval routing. *Tse, S.S.H.*, + , *T-C Jul 99* 752-757
Graph theory; cf. Data flow graphs; Directed graphs; Graph coloring; Signal flow graphs

H

Hardware-software codesign
embedded DSP software, appl. specific instructions synthesis. *Hoon Choi*, + , *T-C Jun 99* 603-614
hardware-software co-synthesis of heterog. distributed embedded systs. *Dave, B.P.*, + , *T-C Apr 99* 417-441
Hazards and race conditions
multiple-path network in distributed shared memory systs., architectural alternatives and perform. eval. *Dongai Dai*, + , *T-C Feb 99* 236-244
Heuristic programming
greedy, prohibition, and reactive heuristics for graph partitioning. *Battiti, R.*, + , *T-C Apr 99* 361-385
Hierarchical systems
hierarchical processor scheduling in shared-memory multiprocessor systs. *Dandamudi, S.P.*, + , *T-C Nov 99* 1202-1213
High level synthesis
parallel algms. for force directed scheduling of flattened and hierarchical sig. flow graphs. *Prabhakaran, P.*, + , *T-C Jul 99* 762-768
High level synthesis; cf. Hardware-software codesign
Hypercube networks
arbitrary Boolean fn., hypercube of 2^n points. *Luccio, F.*, + , *T-C Mar 99* 296-310
diagnosability of hypercubes and enhanced hypercubes under comparison diagnosis model. *Wang, D.*, *T-C Dec 99* 1369-1373
distributed fault-tolerant ring embedding and reconfiguration in hypercubes. *Yuh-Rong Leu*, + , *T-C Jan 99* 81-88

I

Identification; cf. Parameter estimation
Information theory; cf. Decoding; Encoding; Prediction theory
Instruction sets
bounding pipeline and instruction cache perform. *Healy, C.A.*, + , *T-C Jan 99* 53-70
design options eval. for trace cache fetch mechanism. *Patel, S.J.*, + , *T-C Feb 99* 193-204

embedded DSP software, appl. specific instructions synthesis. *Hoon Choi, + , T-C Jun 99* 603-614
multithreading effects on cache perform. *Kwak, H., + , T-C Feb 99* 176-184
shared-memory multiprocessors, instruction-level parallelism. *Pai, V.S., + , T-C Feb 99* 218-226
Integer programming
link conflicts checking in mapping of uniform depend. algms. into lower dimens. proc. arrays. *Jenn-Yang Ke, + , T-C Jul 99* 732-737
Interconnections
multiplexer-based array multipliers. *Pekmestzi, K.Z., T-C Jan 99* 15-23
Interconnections; cf. Optical interconnections
Interleaved storage
interleaved memory systs., minimizing conflicts between vector streams. *Dal Corral, A.M., + , T-C Apr 99* 449-456
Interpolation
network topol. with multiple meshes. *Das, D., + , T-C May 99* 536-551
Interrupts
concurrent event handling through multithreading. *Kekckler, S.W., + , T-C Sep 99* 903-916
Iterative methods
look-up scheme for scaling in RNS. *Garcia, A., + , T-C Jul 99* 748-751

L

Large scale integration; cf. VLSI
Linear algebra; cf. Eigenvalues and eigenfunctions; Matrix algebra; Vectors
Linear programming
link conflicts checking in mapping of uniform depend. algms. into lower dimens. proc. arrays. *Jenn-Yang Ke, + , T-C Jul 99* 732-737
wide-sense nonblocking Clos networks under packing strategy. *Yuanyuan Yang, + , T-C Mar 99* 265-284
Linear programming; cf. Integer programming
Logic CAD
cct. optim. by rewiring. *Shih-Chieh Chang, + , T-C Sep 99* 962-970
GRASP, search algm. for propositional satisfiability. *Marques-Silva, J.P., + , T-C May 99* 506-521
Logic CAD; cf. High level synthesis
Logic circuits; cf. Asynchronous circuits; Combinational circuits; Sequential circuits
Logic design
automatic synthesis of large telescopic units based on near-min. timed supersetting. *Benini, L., + , T-C Aug 99* 769-779
combined division/sq. root unit, very high radix sq. root with prescaling/rounding. *Lang, T., + , T-C Aug 99* 827-841
lin. independent arith. expansions. *Rahardja, S., + , T-C Sep 99* 991-999
Mastrovito multiplier for all trinomials. *Sunar, B., + , T-C May 99* 522-527
partial scan with preselected scan sigs. *Pan, P., + , T-C Sep 99* 1000-1005
pseudo-Kronecker expressions for symmetric fns. *Drechsler, R., T-C Sep 99* 987-990
quasi-universal switch matrices for FPD design. *Guang-Ming Wu, + , T-C Oct 99* 1107-1122
two operand binary adders with threshold logic. *Ramos, J.F., + , T-C Dec 99* 1324-1337
Logic design; cf. Logic partitioning
Logic gates
high-speed reduced-size adder under left-to-right input arrival. *Takagi, N., + , T-C Jan 99* 76-80
Logic partitioning
temporal partitioning/scheduling data flow graphs for reconfigurable computers. *Purna, K.M.G., + , T-C Jun 99* 579-590
Logic programming; cf. Constraint handling
Logic testing
automatic synthesis of large telescopic units based on near-min. timed supersetting. *Benini, L., + , T-C Aug 99* 769-779
cone-based genetic optim. for test generation. *Pomeranz, I., + , T-C Oct 99* 1145-1152
dyn. test seq. compaction. *Rudnick, E.M., + , T-C Mar 99* 323-330
exitory stuck-at faults in semimodular asynchronous ccts. *Liebelt, M.J., + , T-C Apr 99* 442-448
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang, + , T-C Aug 99* 815-826
partial scan with preselected scan sigs. *Pan, P., + , T-C Sep 99* 1000-1005
scan cells design in BIST environ. *Rajski, J., + , T-C Jul 99* 724-731
seq. ccts. partitioning on dyn. reconfigurable FPGAs. *Chang, D., + , T-C Jun 99* 565-578
static compaction algms. for seq. cct. test vectors. *Hsiao, M.S., + , T-C Mar 99* 311-322
Synthesis for testability of highly complex controllers by functional redundancy removal. *Fummi, F., + , T-C Dec 99* 1305-1323

M

Machine oriented languages; cf. Assembly language; Instruction sets
Markov processes
availability anal. of repairable comput. systs. and stationarity detect. *Sericola, B., T-C Nov 99* 1166-1172
CAUTRA availability, subset of French ATC syst. *Kanoun, K., + , T-C May 99* 528-535
prefetching using Markov predictors. *Joseph, D., + , T-C Feb 99* 121-133
Mathematical analysis; cf. Eigenvalues and eigenfunctions
Mathematical programming; cf. Integer programming; Linear programming
Mathematics; cf. Eigenvalues and eigenfunctions; Estimation theory; Galois fields; Graph theory; Matrix algebra; Polynomials; Vectors
Mathematics computing
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960
Matrix algebra
arbitrary Boolean fn., hypercube of 2^n points. *Luccio, F., + , T-C Mar 99* 296-310
network topol. with multiple meshes. *Das, D., + , T-C May 99* 536-551
Matrix multiplication
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960
network topol. with multiple meshes. *Das, D., + , T-C May 99* 536-551
Memories; cf. Digital storage
Memory architecture
cache designs for vector proc. *Tong Sun, + , T-C Mar 99* 331-344
CPU cache memories, functional implement. *Jih-Kwon Peir, + , T-C Feb 99* 100-110
prefetching using Markov predictors. *Joseph, D., + , T-C Feb 99* 121-133
randomized cache placement for eliminating conflicts. *Topham, N., + , T-C Feb 99* 185-192
trace cache microarchitecture and eval. *Rotenberg, E., + , T-C Feb 99* 111-120
Memory management; cf. Storage management
Memory protocols
multiple-path network in distributed shared memory systs., architectural alternatives and perform. eval. *Dongai Dai, + , T-C Feb 99* 236-244
tree cache coherence protocol for distributed shared memory multiprocessors. *Yeimkuan Chang, + , T-C Mar 99* 352-360
Microprocessor chips
chip-multiprocessor archit. with speculative multithreading. *Krishnan, V., + , T-C Sep 99* 866-880
walk-time address adjustment for improving accuracy of dyn. branch prediction. *Chien-Ming Chen, + , T-C May 99* 457-469
yield of VLSI proc. with on-chip CPU cache. *Nikolos, D., + , T-C Oct 99* 1138-1144
Microprocessor chips; cf. Digital signal processing chips
Minimization of switching nets
pseudo-Kronecker expressions for symmetric fns. *Drechsler, R., T-C Sep 99* 987-990
Monolithic integrated circuits; cf. Application specific integrated circuits
MOS integrated circuits; cf. CMOS integrated circuits
Multicast communication
necessary conditions for Clos-type nonblocking multicast networks. *Yang, Y., + , T-C Nov 99* 1214-1227
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *Hou, C.-J.J., T-C Nov 99* 1228-1243
Multiplexing; cf. Time division multiplexing; Wavelength division multiplexing
Multiplying circuits
Mastrovito multiplier for all trinomials. *Sunar, B., + , T-C May 99* 522-527
parallel multipliers, BIST scheme. *Gizopoulos, D., + , T-C Sep 99* 936-950
public key algms. in GF, fast arith. *Paar, C., + , T-C Oct 99* 1025-1034

+ Check author entry for coauthors

Multiprocessing systems
availability anal. of repairable comput. systs. and stationarity detect. *Hoganson, K.E., T-C Nov 99* 1173-1182
cache memory and related problems (special issue). *T-C Feb 99* 97-264
cache memory and related problems, special issue intro. *Milutinovic, V., +, T-C Feb 99* 97-99
chip-multiprocessor archit. with speculative multithreading. *Krishnan, V., +, T-C Sep 99* 866-880
multithreaded architecture (special section). *T-C Sep 99* 865-916
multithreaded architecture, special section intro. *Gao, G.R., +, T-C Sep 99* 865
superthreaded proc. archit. *Jenn-Yuan Tsai, +, T-C Sep 99* 881-902
Multiprocessing systems; cf. Shared memory systems
Multiprocessor interconnection networks
achieving fault-tolerant multicast in injured wormhole-routed tori and meshes based on Euler path construction. *Tseng, Y.-C., +, T-C Nov 99* 1282-1296
broadcast comparison model for on-line fault diagnosis in multicomputer systs. *Blough, D.M., +, T-C May 99* 470-493
broadcast scheme in star graph, single-port, half-duplex commun. *Fujita, S., T-C Oct 99* 1123-1126
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., +, T-C Dec 99* 1355-1363
fully adaptive cut-through networks, flexible/efficient routing, progressive deadlock recovery. *Pinkston, T.M., T-C Jul 99* 649-669
lightwave network topol. using Kautz digraphs. *Panchapakesan, G., +, T-C Oct 99* 1131-1137
necessary conditions for Clos-type nonblocking multicast networks. *Yang, Y., +, T-C Nov 99* 1214-1227
optimal complete exchange on wormhole-routed tori. *Yu-Chee Tseng, +, T-C Oct 99* 1065-1082
perform. model for Duato's fully adaptive routing algm. in k-ary n-cubes. *Ould-Khaoua, M., T-C Dec 99* 1297-1304
pyramid networks, fault tolerance props. *Feng Cao, +, T-C Jan 99* 88-93
wide-sense nonblocking Clos networks under packing strategy. *Yuanyuan Yang, +, T-C Mar 99* 265-284
Multiprocessor interconnection networks; cf. Hypercube networks
Multi-threading
chip-multiprocessor archit. with speculative multithreading. *Krishnan, V., +, T-C Sep 99* 866-880
concurrent event handling through multithreading. *Kekckler, S.W., +, T-C Sep 99* 903-916
multithreading effects on cache perform. *Kwak, H., +, T-C Feb 99* 176-184
superthreaded proc. archit. *Jenn-Yuan Tsai, +, T-C Sep 99* 881-902
Mutlicast communication
achieving fault-tolerant multicast in injured wormhole-routed tori and meshes based on Euler path construction. *Tseng, Y.-C., +, T-C Nov 99* 1282-1296

N

Network routing
achieving fault-tolerant multicast in injured wormhole-routed tori and meshes based on Euler path construction. *Tseng, Y.-C., +, T-C Nov 99* 1282-1296
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., +, T-C Dec 99* 1355-1363
lightwave network topol. using Kautz digraphs. *Panchapakesan, G., +, T-C Oct 99* 1131-1137
necessary conditions for Clos-type nonblocking multicast networks. *Yang, Y., +, T-C Nov 99* 1214-1227
optimal complete exchange on wormhole-routed tori. *Yu-Chee Tseng, +, T-C Oct 99* 1065-1082
perform. model for Duato's fully adaptive routing algm. in k-ary n-cubes. *Ould-Khaoua, M., T-C Dec 99* 1297-1304
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *Hou, C.-J.J., T-C Nov 99* 1228-1243
Network routing; cf. Telecommunication network routing
Networks (circuits); cf. Adders; Dividing circuits; Multiplying circuits
Network synthesis; cf. Circuit optimization
Network topology
lightwave network topol. using Kautz digraphs. *Panchapakesan, G., +, T-C Oct 99* 1131-1137
Neural nets
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., +, T-C Jun 99* 628-639
two operand binary adders with threshold logic. *Ramos, J.F., +, T-C Dec 99* 1324-1337
Nuclear engineering computing
fault tolerant environ., formal anal. of software. *Chisholm, G.H., +, T-C Oct 99* 1053-1064
Nuclear power stations
fault tolerant environ., formal anal. of software. *Chisholm, G.H., +, T-C Oct 99* 1053-1064
Numerical analysis; cf. Function approximation; Interpolation; Iterative methods

O

Operating systems (computers)
multiprocessor memory hierarchies, comprehensive hardware/software support for OS. *Chun Xia, +, T-C May 99* 494-505
Optical communication
lightwave network topol. using Kautz digraphs. *Panchapakesan, G., +, T-C Oct 99* 1131-1137
Optical interconnections
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., +, T-C Dec 99* 1355-1363
Optimization; cf. Circuit optimization; Genetic algorithms
Optimizing compilers
augmenting loop tiling with data alignment, improved cache perform. *Panda, P.R., +, T-C Feb 99* 142-149
improving cache locality, combination of loop and data transforms. *Kandemir, M., +, T-C Feb 99* 159-167
walk-time address adjustment for improving accuracy of dyn. branch prediction. *Chien-Ming Chen, +, T-C May 99* 457-469

P

Parallel algorithms
Feng-Rao algm., systolic array implement. *Chih-Wei Liu, +, T-C Jul 99* 690-706
force directed scheduling of flattened and hierarchical sig. flow graphs. *Prabhakaran, P., +, T-C Jul 99* 762-768
link conflicts checking in mapping of uniform depend. algms. into lower dimens. proc. arrays. *Jenn-Yang Ke, +, T-C Jul 99* 732-737
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., +, T-C Sep 99* 951-960
Parallel architectures
bounding pipeline and instruction cache perform. *Healy, C.A., +, T-C Jan 99* 53-70
chip-multiprocessor archit. with speculative multithreading. *Krishnan, V., +, T-C Sep 99* 866-880
concurrent event handling through multithreading. *Kekckler, S.W., +, T-C Sep 99* 903-916
multiple-path network in distributed shared memory systs., architectural alternatives and perform. eval. *Dongai Dai, +, T-C Feb 99* 236-244
multipliers, parallel, BIST scheme. *Gizopoulos, D., +, T-C Sep 99* 936-950
portable and efficient parallel computing using BSP model. *Goudreau, M.W., +, T-C Jul 99* 670-689
pyramid networks, fault tolerance props. *Feng Cao, +, T-C Jan 99* 88-93
scalable shared-memory multiprocessors, coherence controller archits. *Michael, M.M., +, T-C Feb 99* 245-255
superthreaded proc. archit. *Jenn-Yuan Tsai, +, T-C Sep 99* 881-902
Parallel architectures; cf. Systolic arrays
Parallelizing compilers
randomized cache placement for eliminating conflicts. *Topham, N., +, T-C Feb 99* 185-192
superthreaded proc. archit. *Jenn-Yuan Tsai, +, T-C Sep 99* 881-902
Parallel processing
diagnosis of parallel computers arbitrary connectivity. *Qian-Yu Tang, +, T-C Jul 99* 757-761
fully adaptive cut-through networks, flexible/efficient routing, progressive deadlock recovery. *Pinkston, T.M., T-C Jul 99* 649-669

gracefully degrading massively parallel syst. using BSP model. *Savva, A., + , T-C Jan 99* 38-52
multiplexer-based array multipliers. *Pekmestzi, K.Z., T-C Jan 99* 15-23
multithreaded architecture (special section). *T-C Sep 99* 865-916
multithreaded architecture, special section intro. *Gao, G.R., + , T-C Sep 99* 865
workload execution strategies and parallel speedup on clustered computers. *Hoganson, K.E., T-C Nov 99* 1173-1182
Parallel processing; cf. Parallel algorithms; Parallel architectures; Parallel programming
Parallel programming
portable and efficient parallel computing using BSP model. *Goudreau, M.W., + , T-C Jul 99* 670-689
Parallel programming; cf. Multi-threading
Parameter estimation
stratified fault-injection, coverage estim. methods. *Cukier, M., + , T-C Jul 99* 707-723
Performance evaluation
augmenting loop tiling with data alignment, improved cache perform. *Panda, P.R., + , T-C Feb 99* 142-149
bounding pipeline and instruction cache perform. *Healy, C.A., + , T-C Jan 99* 53-70
cache designs for vector proc. *Tong Sun, + , T-C Mar 99* 331-344
CPU cache memories, functional implement. *Jih-Kwon Peir, + , T-C Feb 99* 100-110
diagnosis of parallel computers arbitrary connectivity. *Qian-Yu Tang, + , T-C Jul 99* 757-761
distributed shared memory cache coherence protocols, quantitat. anal. of perform. and scalability. *Heinrich, M., + , T-C Feb 99* 205-217
Excel-NUMA, toward programmability, simplicity, and high perform. *Zheng Zhang, + , T-C Feb 99* 256-264
gracefully degrading massively parallel syst. using BSP model. *Savva, A., + , T-C Jan 99* 38-52
hierarchical processor scheduling in shared-memory multiprocessor systs. *Dandamudi, S.P., + , T-C Nov 99* 1202-1213
interleaved memory systs., minimizing conflicts between vector streams. *Dal Corral, A.M., + , T-C Apr 99* 449-456
multiple-path network in distributed shared memory systs., architectural alternatives and perform. eval. *Dongai Dai, + , T-C Feb 99* 236-244
multiprocessor memory hierarchies, comprehensive hardware/software support for OS. *Chun Xia, + , T-C May 99* 494-505
perform. model for Duato's fully adaptive routing algm. in k-ary n-cubes. *Ould-Khaoua, M., T-C Dec 99* 1297-1304
prefetching using Markov predictors. *Joseph, D., + , T-C Feb 99* 121-133
scalable shared-memory multiprocessors, coherence controller archits. *Michael, M.M., + , T-C Feb 99* 245-255
shared-memory multiprocessors, instruction-level parallelism. *Pai, V.S., + , T-C Feb 99* 218-226
spatial and temporal locality in upper memory levels. *Temam, O., T-C Feb 99* 150-158
superthreaded proc. archit. *Jenn-Yuan Tsai, + , T-C Sep 99* 881-902
trace cache microarchitecture and eval. *Rotenberg, E., + , T-C Feb 99* 111-120
tree cache coherence protocol for distributed shared memory multiprocessors. *Yeimkuan Chang, + , T-C Mar 99* 352-360
Performance evaluation; cf. Software performance evaluation
Petri nets
CAUTRA availability, subset of French ATC syst. *Kanoun, K., + , T-C May 99* 528-535
Polynomials
Boolean fns. and related topics, polynomial form. *Falkowski, B.J., T-C Aug 99* 860-864
Power engineering computing
fault tolerant environ., formal anal. of software. *Chisholm, G.H., + , T-C Oct 99* 1053-1064
Power stations; cf. Nuclear power stations
Prediction theory
stat. prediction of task execution times through anal. benchmarking for scheduling in heterog. environ. *Iverson, M.A., + , T-C Dec 99* 1374-1379
Processor scheduling
dyn. reconfiguration to support concurrent appls. *Jean, J.S.N., + , T-C Jun 99* 591-602
hierarchical processor scheduling in shared-memory multiprocessor systs. *Dandamudi, S.P., + , T-C Nov 99* 1202-1213
parallel algms. for force directed scheduling of flattened and hierarchical sig. flow graphs. *Prabhakaran, P., + , T-C Jul 99* 762-768
scheduling soft aperiodic tasks in hard real time environ. *Buttazzo, G.C., + , T-C Oct 99* 1035-1052
stat. prediction of task execution times through anal. benchmarking for scheduling in heterog. environ. *Iverson, M.A., + , T-C Dec 99* 1374-1379
Program compilers
automatic compiler-inserted prefetching for pointer-based appls. *Chi-Keung Luk, + , T-C Feb 99* 134-141
Program compilers; cf. Optimizing compilers; Parallelizing compilers
Programmable logic arrays; cf. Field programmable gate arrays
Programming; cf. Distributed programming; Program testing
Program processors; cf. Program compilers
Program testing
cost model with warranty and risk costs. *Hoang Pham, + , T-C Jan 99* 71-75
open model-based spec., design dependability improvement. *Tomita, A.W., + , T-C Jan 99* 24-37
Protocols
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., + , T-C Dec 99* 1355-1363
distributed shared memory cache coherence protocols, quantitat. anal. of perform. and scalability. *Heinrich, M., + , T-C Feb 99* 205-217
Excel-NUMA, toward programmability, simplicity, and high perform. *Zheng Zhang, + , T-C Feb 99* 256-264
scalable shared-memory multiprocessors, coherence controller archits. *Michael, M.M., + , T-C Feb 99* 245-255
Protocols; cf. Memory protocols
Public key cryptography
fast arith. for public key algms. in GF. *Paar, C., + , T-C Oct 99* 1025-1034
Pulse circuits; cf. Counting circuits; Digital circuits

Q

Quality of service
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *Hou, C.-J.J., T-C Nov 99* 1228-1243

R

Randomized algorithms; cf. Genetic algorithms
Real-time systems
ATM networks, traffic regulation to meet end-to-end deadlines. *Raha, A., + , T-C Sep 99* 917-935
bounding pipeline and instruction cache perform. *Healy, C.A., + , T-C Jan 99* 53-70
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *Hou, C.-J.J., T-C Nov 99* 1228-1243
scheduling soft aperiodic tasks in hard real time environ. *Buttazzo, G.C., + , T-C Oct 99* 1035-1052
Real-time systems; cf. Embedded systems
Reconfigurable architectures
configurable computing (special section). *T-C Jun 99* 553-639
configurable computing, special section intro. *Gaudiot, J.-L., + , T-C Jun 99* 553-555
distributed fault-tolerant ring embedding and reconfiguration in hypercubes. *Yuh-Rong Leu, + , T-C Jan 99* 81-88
dyn. reconfiguration to support concurrent appls. *Jean, J.S.N., + , T-C Jun 99* 591-602
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., + , T-C Jun 99* 628-639
scan-based configurable, prog., and scalable archit. for sliding window-based operations. *Thibeault, C., + , T-C Jun 99* 615-627
static and dyn. configurable systs. *Sanchez, E., + , T-C Jun 99* 556-564
temporal partitioning/scheduling data flow graphs for reconfigurable computers. *Purna, K.M.G., + , T-C Jun 99* 579-590
Reduced instruction set computing
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., + , T-C Jun 99* 628-639
Redundancy
cct. optim. by rewiring. *Shih-Chieh Chang, + , T-C Sep 99* 962-970
fault-containment, cache memories for TMR redundant proc. systs. *Chung-Ho Chen, + , T-C Apr 99* 386-397

+ Check author entry for coauthors

redundant radix representations of rings. *Nielsen, A.M., + , T-C Nov 99* 1153-1165
Synthesis for testability of highly complex controllers by functional redundancy removal. *Fummi, F., + , T-C Dec 99* 1305-1323
Reliability; cf. Fault tolerant computing; Software reliability
Reliability theory
availability anal. of repairable comput. systs. and stationarity detect. *Sericola, B., T-C Nov 99* 1166-1172
Residue number systems
fast converter for 3 moduli RNS using property of Chinese remainder theorem. *Conway, R., + , T-C Aug 99* 852-860
look-up scheme for scaling in RNS. *Garcia, A., + , T-C Jul 99* 748-751
Resource allocation
dyn. reconfiguration to support concurrent appls. *Jean, J.S.N., + , T-C Jun 99* 591-602
scheduling soft aperiodic tasks in hard real time environ. *Buttazzo, G.C., + , T-C Oct 99* 1035-1052

S

Safety-critical software
fault tolerant environ., formal anal. of software. *Chisholm, G.H., + , T-C Oct 99* 1053-1064
Scheduling
partial precedence constrained scheduling. *Chakrabarti, P.P., T-C Oct 99* 1127-1130
Scheduling; cf. Processor scheduling
Search problems
ATM networks, traffic regulation to meet end-to-end deadlines. *Raha, A., + , T-C Sep 99* 917-935
GRASP, search algm. for propositional satisfiability. *Marques-Silva, J.P., + , T-C May 99* 506-521
greedy, prohibition, and reactive heuristics for graph partitioning. *Battiti, R., + , T-C Apr 99* 361-385
Search problems; cf. Tree searching
Sequential circuits
dyn. test seq. compaction. *Rudnick, E.M., + , T-C Mar 99* 323-330
partitioning on dyn. reconfigurable FPGAs. *Chang, D., + , T-C Jun 99* 565-578
static compaction algms. for seq. cct. test vectors. *Hsiao, M.S., + , T-C Mar 99* 311-322
Synthesis for testability of highly complex controllers by functional redundancy removal. *Fummi, F., + , T-C Dec 99* 1305-1323
Shared memory systems
automatic compiler-inserted prefetching for pointer-based appls. *Chi-Keung Luk, + , T-C Feb 99* 134-141
bus-based syst. design, easy-to-use approach. *Chung-Ho Chen, + , T-C Aug 99* 780-793
Excel-NUMA, toward programmability, simplicity, and high perform. *Zheng Zhang, + , T-C Feb 99* 256-264
hierarchical processor scheduling in shared-memory multiprocessor systs. *Dandamudi, S.P., + , T-C Nov 99* 1202-1213
instruction-level parallelism exploitation on shared-memory multiprocessors. *Pai, V.S., + , T-C Feb 99* 218-226
multiprocessor memory hierarchies, comprehensive hardware/software support for OS. *Chun Xia, + , T-C May 99* 494-505
randomized cache placement for eliminating conflicts. *Topham, N., + , T-C Feb 99* 185-192
scalable shared-memory multiprocessors, coherence controller archits. *Michael, M.M., + , T-C Feb 99* 245-255
Shared memory systems; cf. Distributed shared memory systems; Vector processor systems
Signal flow graphs
parallel algms. for force directed scheduling of flattened and hierarchical sig. flow graphs. *Prabhakaran, P., + , T-C Jul 99* 762-768
Signal processing; cf. Digital signal processing chips
Simulation; cf. Digital simulation; Fault simulation
Software cost estimation
model with warranty and risk costs. *Hoang Pham, + , T-C Jan 99* 71-75
Software engineering; cf. Formal specification; Formal verification; Software cost estimation; Software performance evaluation; Software reliability
Software fault tolerance
open model-based spec., design dependability improvement. *Tomita, A.W., + , T-C Jan 99* 24-37
Software performance evaluation
multithreading effects on cache perform. *Kwak, H., + , T-C Feb 99* 176-184
randomized cache placement for eliminating conflicts. *Topham, N., + , T-C Feb 99* 185-192
set-associative cache behavior, anal. modeling. *Harper, J.S., + , T-C Oct 99* 1009-1024
temporal-based program behavior for improved instruction cache perform. *Kalamatianos, J., + , T-C Feb 99* 168-175
Software reliability
cost model with warranty and risk costs. *Hoang Pham, + , T-C Jan 99* 71-75
Software reliability; cf. Safety-critical software; Software fault tolerance
Sorting
parallel multiplication using fast sorting networks. *Fiore, P.D., T-C Jun 99* 640-645
Special issues and sections
cache memory and related problems (special issue). *T-C Feb 99* 97-264
cache memory and related problems, special issue intro. *Milutinovic, V., + , T-C Feb 99* 97-99
configurable computing (special section). *T-C Jun 99* 553-639
configurable computing, special section intro. *Gaudiot, J.-L., + , T-C Jun 99* 553-555
multithreaded architecture (special section). *T-C Sep 99* 865-916
multithreaded architecture, special section intro. *Gao, G.R., + , T-C Sep 99* 865
Spectral analysis
Boolean fns. as graph eigenvalue problem. *Bernasconi, A., + , T-C Mar 99* 345-351
Statistical analysis
stat. prediction of task execution times through anal. benchmarking for scheduling in heterog. environ. *Iverson, M.A., + , T-C Dec 99* 1374-1379
Statistics; cf. Time series
Stochastic processes; cf. Markov processes
Storage management
active mgt. of data caches by exploiting reuse inform. *Tam, E.S., + , T-C Nov 99* 1244-1259
run-time cache bypassing. *Johnson, T.L., + , T-C Dec 99* 1338-1354
set-associative cache behavior, anal. modeling. *Harper, J.S., + , T-C Oct 99* 1009-1024
spatial and temporal locality in upper memory levels. *Temam, O., T-C Feb 99* 150-158
Storage management; cf. Interleaved storage; Memory protocols
Switching networks; cf. Multiprocessor interconnection networks
Switching theory
quasi-universal switch matrices for FPD design. *Guang-Ming Wu, + , T-C Oct 99* 1107-1122
Synchronization
executable spec. and verifier for relax. memory order. *Seungjoon Park, + , T-C Feb 99* 227-235
System recovery
fully adaptive cut-through networks, flexible/efficient routing, progressive deadlock recovery. *Pinkston, T.M., T-C Jul 99* 649-669
Systems analysis
bus-based syst. design, easy-to-use approach. *Chung-Ho Chen, + , T-C Aug 99* 780-793
Systems software; cf. Interrupts; Operating systems (computers)
Systolic arrays
config. of locally spared arrays, multiple fault types. *LaForge, L.E., T-C Apr 99* 398-416
Feng-Rao algm., systolic array implement. *Chih-Wei Liu, + , T-C Jul 99* 690-706
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960

T

Table lookup
elementary fns. approx. with symmetric bipartite tables. *Schulte, M.J., + , T-C Aug 99* 842-847
RNS, look-up scheme for scaling. *Garcia, A., + , T-C Jul 99* 748-751
Telecommunication; cf. Multicast communication; Optical communication
Telecommunication channels
routing virtual ccts. with temporal QoS requirements in virtual path-based ATM networks. *Hou, C.-J.J., T-C Nov 99* 1228-1243
Telecommunication control
ATM networks, traffic regulation to meet end-to-end deadlines. *Raha, A., + , T-C Sep 99* 917-935
Telecommunication links
mutual exclusion systs. availability on incomplete networks. *Haradò, T., + , T-C Jul 99* 744-747
Telecommunication network routing
fully adaptive cut-through networks, flexible/efficient routing, progressive deadlock recovery. *Pinkston, T.M., T-C Jul 99* 649-669
Telecommunication networks; cf. Computer networks
Telecommunication services; cf. Quality of service
Telecommunication traffic
ATM networks, traffic regulation to meet end-to-end deadlines. *Raha, A., + , T-C Sep 99* 917-935
Testing; cf. Built-in self test; Logic testing; Program testing
Threshold logic
two operand binary adders with threshold logic. *Ramos, J.F., + , T-C Dec 99* 1324-1337
Time division multiplexing
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., + , T-C Dec 99* 1355-1363
Time division multiplexing; cf. Asynchronous transfer mode
Time series
GRD chip, genetic reconfiguration of DSPs for neural network proc. *Murakawa, M., + , T-C Jun 99* 628-639
Timing
automatic synthesis of large telescopic units based on near-min. timed supersetting. *Benini, L., + , T-C Aug 99* 769-779
Topology; cf. Graph theory; Network topology
Traffic; cf. Telecommunication traffic
Traffic control; cf. Air traffic control
Transforms
lin. independent arith. expansions. *Rahardja, S., + , T-C Sep 99* 991-999
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960
Tree data structures
mutual exclusion systs. availability on incomplete networks. *Harada, T., + , T-C Jul 99* 744-747
optimal search trees constr. in optimal time. *Zheng, S.Q., + , T-C Jul 99* 738-743
Tree searching
optimal search trees constr. in optimal time. *Zheng, S.Q., + , T-C Jul 99* 738-743

V

Vector processor systems
cache designs for vector proc. *Tong Sun, + , T-C Mar 99* 331-344
interleaved memory systs., minimizing conflicts between vector streams. *Dal Corral, A.M., + , T-C Apr 99* 449-456
Vectors
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960
VLSI
modular totally self-checking checker design for m-out-of-n code. *Wen-Feng Chang, + , T-C Aug 99* 815-826
multidimensional transforms, parallel implement. without interprocessor commun. *Marino, F., + , T-C Sep 99* 951-960
multiplexer-based array multipliers. *Pekmestzi, K.Z., T-C Jan 99* 15-23
yield of VLSI proc. with on-chip CPU cache. *Nikolos, D., + , T-C Oct 99* 1138-1144

W

Walsh functions
spectral anal. of Boolean fns. as graph eigenvalue problem. *Bernasconi, A., + , T-C Mar 99* 345-351
Waveform analysis; cf. Spectral analysis
Wavelength division multiplexing
distributed path reservation algms. for multiplexed all-opt. interconnection networks. *Yuan, X., + , T-C Dec 99* 1355-1363
Wiring
cct. optim. by rewiring. *Shih-Chieh Chang, + , T-C Sep 99* 962-970

+ Check author entry for coauthors